Abstract-With the increasing bandwidth of communication signals, the challenges on the feedback path used for digital predistortion (DPD) of power amplifiers are getting significantly stringent. A subband approach has been recently proposed by the authors in order to relax the design constraints on the feedback path ADC. This paper presents a new step toward a practical implementation of the concept with LTE signals. A continuous-time multi-channel modulator is proposed to address wider bandwidths and sizing choices are discussed with simulation results. Some nonlinear effects of the feedback path such as I/Q imbalance, pure nonlinearity and quantization are simulated to define high level design parameters. Results show that for a distorted signal with 30 dB ACPR, 60 dB SNR is sufficient for the principal subband and 22 dB SNR is required for the adjacent subbands to perform as good as an ideal fullband DPD. Continuous-time simulation using a 2-4-4 configuration of the zero IF MSNBC with 4-bit quantizers achieves the required subband SNRs.
I. INTRODUCTION
Due to stringent linearity constraints in order to maximize mobile networks capacity, communication systems use power hungry power amplifiers (PA) to meet standard requirements. An attractive approach to break the linearity-efficiency tradeoff is digital predistortion (DPD) [1] . This technique requires a feedback path to digitize the distorted signal at the output of the PA. Because of PAs nonlinearity, output signal undergoes a spectral regrowth resulting in very wideband signal that puts stringent design constraints on the feedback path blocks. More precisely, if the useful signal bandwidth is BW , after distortion it becomes M × BW with M the highest significant nonlinear order.
Forthcoming communication standards like LTE-A specify transmission scenarios using signals with up to 100 MHz bandwidth. Conventional DPD requires to digitize the distorted output signal at least up to the 5 th order of nonlinearity. In the case of a 100 MHz LTE-A signal, this results in a digitization bandwidth of 500 MHz. In order to relax design constraints of the feedback path, some DPD approaches focus on limiting the feedback bandwidth [2] [3] at the cost of significant processing resources. An alternative approach presented in [4] digitizes the signal in subband which relaxes the analog-to-digital converter (ADC) design and enables the digital processing to operate at lower frequencies.
The power level of the spectral regrowth is usually 40 dB to 60 dB lower than the power of the desired signal. A fullband single ADC will require a high dynamic range (DR) in M × BW bandwidth in order to capture the carrier and low power distortion signals. With the subband approach, the main signal band and adjacent bands can have different DR requirements. Sigma Delta (Σ∆) modulators can be advantageously used for this subband approach thanks to their ability to digitize bandpass signals without additional mixers and costly filters while minimizing power consumption. The multistage noise band cancellation (MSNBC) ADC has been proposed to optimize the ADC structure to the DR requirements [4] . A discretetime implementation of this ADC for WCDMA signals was presented in [5] . However, for wideband applications, continuous-time (CT) modulators are preferred to their discrete-time counterpart due to their better power efficiency and inherent anti-aliasing filter [6] . With CT implementation, new practical constraints that were not considered in the discrete-time implementation of the MSNBC arise. This paper is organized as follows: section II presents the CT MSNBC architecture. Section III focuses on the impact of multiband ADC noise and nonlinearity on DPD performance. Section IV sets ADC design constraints and section V concludes this paper.
II. THE MSNBC ARCHITECTURE
The MSNBC modulator has the feature to implement several DR specifications depending on the number of channels to digitize. An illustration of its mode of operation is presented in Fig. 1 .
A. Subband operation
The MSNBC consists of several Σ∆ modulators. The primary modulator Σ∆0 is centered at Fc0 and digitizes the high power subband of bandwidth BW . Modulators Σ∆1A and Σ∆1B, respectively centered at Fc0 + BW and Fc0 − BW digitize the first adjacent subbands of bandwidth BW . Second adjacent subbands are digitized by Σ∆2A and Σ∆2B modulators centered at Fc0 ± 2BW . The distorted signal Y illustrated by (a) in Fig. 1 is applied to the ADC input. The discrete-time linear model of the output signal of Σ∆0, is:
with ST F0 and N T F0 respectively the signal and noise transfer functions of Σ∆0, and N0 its quantization noise. This signal is shown in Fig. 1 (b) . Due to quantization noise, S0 is not adapted to accurately predistort the input signal of the PA and the adjacent channels should be digitized for an accurate DPD. Assuming for the sake of simplicity a unitary STF in the band of operation, the signal U defined by U = Y − S0 can be seen as a negative version of Σ∆0 shaped quantization noise. We introduce for this architecture the residual signal transfer function (RSTF) defined as
This function represents the cancellation of Y in U . Fig. 1 (d) illustrates YD1A, the output of Σ∆1A made of U and Σ∆1A shaped quantization noise. Assuming again a unitary STF in Σ∆1A, the quantization noise of Σ∆0 is canceled in the first adjacent subband when S0 and YD1A are added, as represented in Fig. 1 (e) . This leads to an improvement of the signal-to-noise ratio (SNR) in this subband.
The same principle applies to other adjacent modulators and enables to improve the SNR.
B. IF vs. zero IF architecture
As shown in Fig Another important aspect in MSNBC modulators is the delay. The delay of the loop filter adds a phase shift in the RSTF and thus limits the cancelation of the input signal at node U . Moreover, since a CT modulator implementation has been chosen for the modulators, the architecture is sensitive to Excess loop delay (ELD). This delay has been widely studied over the past and several methods have been proposed to deal with this non ideality. In [7] some compensation methods are compared. While those techniques will maintain the STF and SNR performance of a modulator, they may degrade the RSTF. Fig. 3 compares the RSTF of a 4 th order lowpass modulator to the RSTF of a 4 th order bandpass modulator centered at F s/4. For each implementation, two cases are presented: the ideal modulator without ELD and the modulator with ELD and the classical compensation [7] . It can be seen that ELD compensation considerably impacts the RSTF of the bandpass modulator. The signal attenuation around DC is close to 44 dB for the ideal and the ELD compensated lowpass modulator.
However, for the bandpass modulator, the RSTF notch located at Nonetheless, the performance of the zero IF architecture could be affected by specific non idealities especially I/Q mismatch. Its impact on the DPD performance as well as the impact of the main non idealities in the DPD feedback path will be studied in the next section in order to set adequately the ADC specifications.
III. IMPACT ON DPD PERFORMANCE
In this section, different nonlinear effects are successively taken into account in the DPD feedback path and their effect on DPD correction are evaluated. The focus is on I/Q mismatch, nonlinear distortion and quantization with a MSNBC ADC. Similarly to other cascaded architectures and parallel architectures, other non idealities may deteriorate the ADC performance such as mismatch of the transfer characteristics of the modulators for the digital noise cancellation. The impact of those non idealities is still under investigation. However, it is expected that they deteriorate the SNR performance without generating significant nonlinearity. Simulation results below show a better robustness of DPD performance against SNR reduction than against nonlinearity.
The correction performance are simulated using a 20 MHz monocarrier LTE signal. This signal is distorted using the memory polynomial PA model proposed in [8] . The linearization of this system is achieved with a memory polynomial model identified by a leastsquare method [8] . The nonlinear order of the inverse model is set to 9 and its memory depth is 3 in order to provide 55 dB adjacent channel power ratio (ACPR) and 0.2 % error vector magnitude (EVM) when all blocks in the feedback path are ideally linear and there is no quantization error.
A. Mixer I/Q imbalance I/Q imbalance is assumed to be caused by the mixer and the baseband I/Q paths. We assume in this subsection that the mixer I/Q imbalance predominates over the baseband I/Q imbalance and there is no quantization error. As explained in [9] , the I/Q imbalance can be modeled on the complex baseband signal with the following equation:
whereỹ(t) and yatt(t) are respectively the I/Q imbalanced and the ideal baseband complex envelope, gm is the relative amplitude mismatch between I and Q branches, Φm is the phase mismatch and (·) * denotes the complex conjugate. The upper and lower parts of Fig. 4 show respectively the ACPR and the EVM versus the relative amplitude mismatch gm. In both graph, each line corresponds to a given phase error Φm (±20˚, ±13˚, · · · , 0˚). As expected, the worst results are achieved for large values of phase error and large relative amplitude mismatch. It can be seen on Fig. 4 (a) that the relative amplitude mismatch must be such that 0.9 ≤ gm ≤ 1.1 and the phase error should be less than about 10˚to meet the 3GPP LTE standard requirements [10] . Regarding the EVM (Fig. 4 (b) ), the standard requirements are met for the same range of gm and Φm as ACPR.
B. Fullband nonlinear feedback path
The effect of a nonlinear distortion generated in the feedback path is now considered. This distortion may be caused by compression in the active blocks of the feedback path. We assume that distortions are modeled by a 3 rd order nonlinearity and that higher orders nonlinearities have minor effects. As mentioned in [9] , this nonlinearity can be modeled on the complex baseband signal by:
where α is the nonlinearity coefficient. We define the fullband signal to distortion ratio (SDR) as:
Fig . 5 shows the ACPR and EVM of the linearized PA output obtained by simulation. As long as the distortions generated by the feedback path are low enough (SDR ≥ 55 dB), correction performance are maximum. For SDR ≤ 55 dB, the ACPR drops. The EVM is less sensitive to this 3 rd order nonlinearity as it remains constant for a wider range of distortion level: its effect is significant for SDR ≤ 40 dB.
In order to cope with circuit non idealities, the target linearity of the ADC will be set to 60 dB. These minimum linearity constraints are currently achievable with minimum careful design.
C. Subband ADC requirements
We now consider that the distorted output of the PA is digitized by an MSNBC ADC. The MSNBC architecture provides new degrees of freedom such as the possibility of having different quantization noise level for each subband. This can be achieved by setting different quantization step sizes for each modulator quantizer. The effect of this subband quantization on the linearization results is simulated and ACPR and EVM are shown in Fig. 6 . For this paper, secondary modulators use the same quantizers. The x-axis is the SNR in the principal subband, which corresponds to the ideal 20 MHz transmit band and each colored line represents a specific SNR in the 20 MHz adjacent subband. As expected, the higher the SNR, the better the ACPR and EVM. The ACPR is independent of principal subband SNRs between 48 and 66 dB for adjacent subband SNR greater than 10.2 dB. The EVM has a similar characteristic for adjacent subband SNRs greater than 12 dB. By considering the input signal peak-to-average power ratio (PAPR) in these simulation results, the minimum performance of the MSNBC ADC is set to 60 dB SNR in the principal subband and 22 dB SNR in the adjacent subband.
IV. TOP LEVEL DESIGN
Section III demonstrated that 60 dB SNR in the principal subband and 22 dB SNR in the adjacent subband are required in order to obtain the same linearization performance as in the case of an ideal fullband feedback path. A 20 dB margin between the ADC overall noise floor and distortions and the quantization noise is chosen as a good tradeoff between power consumption and design complexity. Therefore the targeted SQNR are 80 dB SNR in the principal subband and 42 dB SNR in the adjacent subband.
Simulations are performed with a VerilogA model of the zero IF architecture presented in Fig. 2 . All Σ∆ modulators have the continuous time cascade of integrators in feedback form (CIFB) [11] in order to avoid STF peaking. The CIFB modulator used consists of ideal continuous time integrators, clocked quantizer and scaling coefficients to realize a loop filter. Those coefficients are calculated with the Delta Sigma Toolbox [11] such that all modulators have 0 dB gain in their bands of operation. After exploring the design space provided by the different degrees of freedom of the architecture, i.e., order, OSR and quantizer number of bits, the configuration that gave us the best compromise is a 4-bit 2 nd order loop filter with an OSR of 32 for the primary modulator and a 4-bit 4 th order loop filter with an OSR of 16 for the secondary modulator. This results in a common sampling frequency of 640 MHz for all the modulators. The 4-bit quantizer of the primary modulators reduces the quantization noise power sent to the secondary modulators and avoids peaking in the STF. The feedback path of each Σ∆ modulator is made of 4-bit non return to zero (NRZ) digital-to-analog converters (DAC) to reduce jitter contributions. For sake of clarity, the shaped quantization noise is also shown in the spectrum. The power of the first adjacent subband nonlinearity is set 30 dB lower than the carrier power. As expected, S0I is made of YI and Σ∆0 shaped quatization noise N0I . The SQNR in the main channel of S0I is 84.6 dB. Σ∆0 quantization noise is low compared to nonlinearities in the first adjacent channel of S0I leading to 30.8 dB SQNR. The subtraction of S0I to YI enables to attenuate the high power signal by 38.2 dB in UI . Given the lowpass modulator RSTF presented in Fig. 3(b) , the higher the signal frequency, the lower the attenuation in the main channel. UI is then digitized by Σ∆1 in the adjacent channel. The sum of Σ∆1 output signal and S0I cancels Σ∆0 quantization noise in the adjacent band and improves the SQNR by almost 15 dB. The SQNR in the first adjacent channel of S1I is then 45.9 dB.
V. CONCLUSION
The MSNBC modulator is a good candidate to digitize distorted signal in subband DPD. Instead of having the same DR constraints in a wide bandwidth, this converter relaxes DR per band where the use of parallel Σ∆ modulators avoids to use additional mixers and filters. The zero IF implementation is better than the low IF one in terms of delay sensitivity and design constraints. Results showed that the DPD can perform proper correction when the I/Q mismatch has a phase error |Φm| < 7 deg and a relative gain mismatch 0.9 < gm < 1.1. In addition, by including margins, 60 dB and 22 dB SNR are respectively needed in the main and adjacent subbands to perform DPD as good as with ideal digitization. This can be obtained with a zero IF CT MSNBC in a 2-4-4 configuration and 4-bit quantizers. Future work consists in taking into account non idealities in order to complete and refine circuits specifications. The chip will be designed to illustrate by measurements the subband approach interest for the DPD loop.
